Watchdog Timer Operation In Halt Mode (When "Ring-Osc Can Be Stopped By Software" Is Selected By Mask Option); Operation In Stop Mode (Cpu Clock And Wdt Operation Clock: Ring-Osc Clock); Operation In Halt Mode - NEC 78K0 User Manual

8-bit single-chip microcontrollers
Hide thumbs Also See for 78K0:
Table of Contents

Advertisement

(4) When CPU clock and watchdog timer operation clock are the Ring-OSC clocks (f
instruction execution
When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is
released, counting is started again using the operation clock before the operation was stopped. At this time, the
counter is not cleared to 0 but holds its value.
Figure 11-7. Operation in STOP Mode (CPU Clock and WDT Operation Clock: Ring-OSC Clock)
Normal operation
(Ring-OSC clock)
CPU operation
f
XP
f
R
Watchdog timer
Operating Operation stopped
11.4.4
Watchdog timer operation in HALT mode (when "Ring-OSC can be stopped by software" is selected
by mask option)
The watchdog timer stops counting during HALT instruction execution regardless of whether the CPU clock is the
X1 input clock (f
), Ring-OSC clock (f
XP
timer is the X1 input clock (f
the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.
Normal operation
CPU operation
f
XP
f
R
f
XT
Watchdog timer
Operating
CHAPTER 11 WATCHDOG TIMER
STOP
Clock supply stopped
Oscillation
Oscillation stabilization time
stopped
), or subsystem clock (f
R
) or Ring-OSC clock (f
). After HALT mode is released, counting is started again using
XP
R
Figure 11-8. Operation in HALT Mode
HALT
Operation stopped
User's Manual U15947EJ2V0UD
Normal operation (Ring-OSC clock)
(set by OSTS register)
17 clocks
Operating
), or whether the operation clock of the watchdog
XT
*
Normal operation
Operating
) during STOP
R
271

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

78kf1

Table of Contents