NEC 78K0 User Manual page 429

8-bit single-chip microcontrollers
Hide thumbs Also See for 78K0:
Table of Contents

Advertisement

Interrupt
Default
Note 1
Type
Priority
Maskable
0
INTLVI
1
INTP0
2
INTP1
3
INTP2
4
INTP3
5
INTP4
6
INTP5
7
INTSRE6
8
INTSR6
9
INTST6
10
INTCSI10/
INTST0
11
INTTMH1
12
INTTMH0
13
INTTM50
14
INTTM000
15
INTTM010
16
INTAD
17
INTSR0
18
INTWTI
19
INTTM51
Notes 1.
The default priority is the priority applicable when two or more maskable interrupts are generated
simultaneously. 0 is the highest priority, and 28 is the lowest.
2.
Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 19-1.
3.
When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 0.
CHAPTER 19 INTERRUPT FUNCTIONS
Table 19-1. Interrupt Source List (1/2)
Interrupt Source
Name
Low-voltage detection
Pin input edge detection
UART6 reception error generation
End of UART6 reception
End of UART6 transmission
End of CSI10 communication/end of UART0
transmission
Match between TMH1 and CRH1
(when compare register is specified)
Match between TMH0 and CRH0
(when compare register is specified)
Match between TM50 and CR50
(when compare register is specified)
Match between TM00 and CR000
(when compare register is specified),
TI010 pin valid edge detection
(when capture register is specified)
Match between TM00 and CR010
(when compare register is specified),
TI000 pin valid edge detection
(when capture register is specified)
End of A/D conversion
End of UART0 reception or reception error
generation
Watch timer reference time interval signal
Match between TM51 and CR51
(when compare register is specified)
User's Manual U15947EJ2V0UD
Trigger
Note 3
*
Internal/
Vector
Basic
External
Table
Configuration
Address
Type
Internal
0004H
(A)
External
0006H
(B)
0008H
000AH
000CH
000EH
0010H
Internal
0012H
(A)
0014H
0016H
0018H
001AH
001CH
001EH
0020H
0022H
0024H
0026H
0028H
002AH
Note 2
429

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

78kf1

Table of Contents