Operations Of 8-Bit Timer/Event Counters 50 And 51; Operation As Interval Timer - NEC 78K0 User Manual

8-bit single-chip microcontrollers
Hide thumbs Also See for 78K0:
Table of Contents

Advertisement

8.4

Operations of 8-Bit Timer/Event Counters 50 and 51

8.4.1

Operation as interval timer

8-bit timer/event counter 5n operates as an interval timer that generates interrupt requests repeatedly at intervals
of the count value preset to 8-bit timer compare register 5n (CR5n).
When the count value of 8-bit timer counter 5n (TM5n) matches the value set to CR5n, counting continues with the
TM5n value cleared to 0 and an interrupt request signal (INTTM5n) is generated.
The count clock of TM5n can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of timer clock selection register 5n
(TCL5n).
Setting
<1> Set the registers.
• TCL5n:
Select the count clock.
• CR5n:
Compare value
• TMC5n:
Stop the count operation, select the mode in which clear & start occurs on a match of TM5n
and CR5n.
(TMC5n = 0000×××0B × = Don't care)
<2> After TCE5n = 1 is set, the count operation starts.
<3> If the values of TM5n and CR5n match, INTTM5n is generated (TM5n is cleared to 00H).
<4> INTTM5n is generated repeatedly at the same interval.
Clear TCE5n to 0 to stop the count operation.
Caution Do not write other values to CR5n during operation.
Count clock
TM5n count value
00H
Count start
CR5n
TCE5n
INTTM5n
Remark Interval time = (N + 1) × t
N = 00H to FFH
n = 0, 1
CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 50 AND 51
*
Figure 8-11. Interval Timer Operation Timing (1/2)
(a) Basic operation
t
01H
N
00H
Clear
N
N
Interrupt acknowledged
User's Manual U15947EJ2V0UD
01H
N
00H
Clear
N
Interrupt acknowledged
Interval time
01H
N
N
Interval time
221

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

78kf1

Table of Contents