Boot Rom - Toshiba TLCS-900/H1 Series Data Book

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

3) UART data transfer format
Table 3.21.5(1) to (6) show supported frequency, data transfer format, baud rate modification
commands, operation commands, version management information, and
frequency measurement result with data storing location, respectively.
Also refer to the description of boot-program operation in the later pages of this chapter
as you read these tables.
16.000
20.000
MHz
MHz
Number of Bytes
Transferred
BOOT
1st byte
ROM
2nd byte
3rd byte
to
6th byte
7th byte
8th byte
9th byte
10th byte
to
n'th -4 byte
n'th -3 byte
n'th -2 byte
n'th -1 byte
n'th byte
RAM
"Error code X 3" means sending an error code three times. For example, when error code is 62H, TMP92CH21 sends
62H three times. About error code, see (6)(ii) Error Code.
Table3.21.5(1) Supported frequency (f
22.579
25.000
MHz
MHz
Table3.21.5(2) Transfer format
Transfer Data from PC
to TMP92CH21
Matching data (5AH)
Baud rate modification command
(See Table)
User-program
Extended Intel Hex format(binary)
User-program start command (C0H)
(See Table3.21.5(4))
JUMP to user-program start address
FPH
32.000
33.868
MHz
MHz
Baud Rate
9600 bps
Changed new baud rate
92CH21-
417
TMP92CH21
)
36.000
40.000
MHz
MHz
Transfer Data from TMP92CH21
to PC
 (Frequency measurement and
baud rate auto set)
OK: Echo-back data (5AH)
NG: Nothing transmitted
Version management information
(See Table3.21.5(5))
Frequency information (See
Table3.21.5(6))
OK: Echo-back data
NG: Error code X 3
NG: Stop operation by checksum error
OK:SUM(High)
(See (6) (iii) Notes on SUM)
OK:SUM(Low)
OK: Echo-back data (C0H)
NG: Error code X 3

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents