Toshiba TLCS-900/H1 Series Data Book page 472

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

(3) Memory Controller(1/2)
Symbol
NAME
BLOCK 0
CS/WAIT
B0CSL
Control
Register
Low
BLOCK 0
CS/WAIT
B0CSH
Control
Register
High
BLOCK 1
CS/WAIT
B1CSL
Control
Register
Low
BLOCK 1
CS/WAIT
B1CSH
Control
Register
High
BLOCK 2
CS/WAIT
B2CSL
Control
Register
Low
BLOCK 2
CS/WAIT
B2CSH
Control
Register
High
BLOCK 3
CS/WAIT
B3CSL
Control
Register
Low
BLOCK 3
CS/WAIT
B3CSH
Control
Register
High
Address
7
B0WW2
Write waits
0140H
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B0E
0
CS
0141H
select
0:disable
Fix to "0"
1:enable
B1WW2
Write waits
0144H
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B1E
0
CS
0145H
select
0:disable
Fix to "0"
1:enable
B2WW2
Write waits
0148H
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B2E
B2M
1
CS
0:16MB
0149H
select
1:Sets
0:disable
area
1:enable
B3WW2
Write waits
014CH
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B3E
0
CS
014DH
select
0:disable
Fix to "0"
1:enable
6
5
4
B0WW1
B0WW0
0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
-
-
B0REC
0
0
0
Fix to "0"
B1WW1
B1WW0
0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
-
-
B1REC
0
0
0
Fix to "0"
B2WW1
B2WW0
0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
B2REC
0
0
0
Fix to "0"
B3WW1
B3WW0
0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
B3REC
0
0
0
Fix to "0"
92CH21 - 469
3
2
B0WR2
B0WR1
W
0
Read waits
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B0OM1
B0OM0
B0BUS1
W
0
0
00:ROM/SRAM
Data Bus width
01:Reserved
00:8bit
10:Reserved
01:16bit
11:Reserved
10:32bit
11:Reserved
B1WR2
B1WR1
W
0
Read waits
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B1OM1
B1OM0
B1BUS1
W
0
0
00:ROM/SRAM
Data Bus width
01:Reserved
00:8bit
10:Reserved
01:16bit
11:SDRAM
10:32bit
11:Reserved
B2WR2
B2WR1
W
0
Read waits
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B2OM1
B2OM0
B2BUS1
W
0
0
00:ROM/SRAM
Data Bus width
01:Reserved
00:8bit
10:Reserved
01:16bit
11: SDRAM
10:32bit
11:Reserved
B3WR2
B3WR1
W
0
Read waits
001:0WAIT
101:2WAIT
011:1+NWAIT
Others:Resrved
B3OM1
B3OM0
B3BUS1
W
0
0
00:ROM/SRAM
Data Bus width
01:Reserved
00:8bit
10:Reserved
01:16bit
11:Reserved
10:32bit
11:Reserved
TMP92CH21
1
0
B0WR0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
B0BUS0
0/1
0/1
B1WR0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
B1BUS0
0/1
0/1
B2WR0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
B2BUS0
0/1
0/1
B3WR0
1
0
010:1WAIT
110:3WAIT
111:4WAIT
B3BUS0
0/1
0/1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents