Toshiba TLCS-900/H1 Series Data Book page 213

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

 
3.10.3.27 USBREADY register
This register informs USBC on finishing writing data to Descriptor RAM.
After store in Descriptor RAM you must write "0" to bit0.
  USBREADY
(07E6H)
7
symbol
-
R/W
-
    Bit0:USBREADY
0:Finish write to Descriptor RAM.
1:You can write to Descriptor RAM
    (But you must not write to Descriptor RAM when it connection host.)
USB host
VDD
INTxx
PortXX(Pull-up ON/OFF)
Write signal
You detect in level of VDDsignal from USB cable, and execute initialize sequence.
USB disable detecting in USB_RESET signal until it writes "0" to USBREADY register.
In case of contorol pull-up resistance on D+signal to coontorol-signal, when pull-upresistance is connected
host in OFFcondition, this condition is equivalent condition with USB_RESETsignal bypull-down resistance in
host side. Therefore this function isn't detected in USB_RESET until write "0" to USBREADY register.
Note1) Pull-up resistance and contorol-switch are needed at external of TMP92CH21.
6
5
-
-
-
-
Power
Control
VDD
GND
15K Ω
15K Ω
4
3
-
-
-
-
R1=1.5K Ω
R2
R3
Descriptor RAM access
DeviceID RAM
Register in USB
92CH21-209
TMP92CH21
2
1
-
-
-
-
TMP92CH21
VCC
VSS
CPU
PortXX
D+
USBC
D-
USBREADY registera access
0
USBREADY
R/W
 

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents