Toshiba TLCS-900/H1 Series Data Book page 287

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

Bit symbol
VREFON
ADMOD1
(12B9H)
Read/Write
R/W
After Reset
VREF
application
Function
control
0: OFF
1: ON
Bit symbol
ADMOD2
(12BAH)
Read/Write
After Reset
Note:
Function
Always fixed
To 0
Note: As pin AN3 also function as the
ADTRG
with < ADTRGE > set to "1".
AD Mode Control Register 1
7
6
5
I2AD
R/W
0
0
0
IDLE2
Note:
0: Stop
Always fixed
1: Operate
to 0
<ADCH1, ADCH0>
AD Mode Control Register 2
7
6
5
0
0
0
Note:
Note:
Always fixed
Always fixed
To 0
To 0
ADTRG
input pin, do not set < ADCH2:0 > = "011, 100" when using
Figure 3.11.3 AD Converter Related Register
92CH21 - 283
4
3
0
0
Note:
Note:
Note:
Always fixed
Always fixed
Always fixed
to 0
to 0
to 0
Analog input channel selection
<SCAN>
0
channel
fixed
000
AN0
001
AN1
010
AN2
011(Note)
AN3
IDLE2 control
0
Stopped
1
In operation
Control of application of reference voltage to
AD converter
0
OFF
1
ON
Before starting conversion (before writing 1 to
ADMOD0 <ADS>), set the <VREFON> bit to
1.
4
3
0
0
Note:
Note:
Note:
Always fixed
Always fixed
Always fixed
to 0
to 0
to 0
AD conversion start control by external trigger
( ADTRG input )
0
Disabled
1
Enabled
TMP92CH21
2
1
0
ADCH1
ADCH0
R/W
0
0
0
Analog input channel selection
1
channel
scanned
AN0
AN0 → AN1
AN0 → AN1 → AN2
AN0 → AN1 → AN2 → AN3
2
1
0
ADTRGE
R/W
0
0
0
Note:
AD external
Always fixed
trigger start
to 0
control
0: disable
1: enable

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents