Toshiba TLCS-900/H1 Series Data Book page 161

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

3.9.3 SFR
Bit symbol
SC0MOD0
Read/Write
(1202H)
After Reset
Transfer
data bit 8
Function
Figure 3.9.7 Serial Mode Control Register (channel 0, SC0MOD0)
7
6
TB8
CTSE
RXE
0
0
Hand shake
Receive
function
0: CTS
disable
0: Receive
1: CTS
disable
enable
1: Receive
enable
5
4
3
WU
SM1
R/W
0
0
0
Wake up
Serial Transmission
function
Mode
00: I/O interface Mode
0: disable
01: 7-bit UART Mode
1: enable
10: 8-bit UART Mode
11: 9-bit UART Mode
92CH21 - 157
2
1
SM0
SC1
0
0
Serial transmission clock
(UART)
00: TMRA0 trigger
01: Baud rate
generator
10:
Internal clock f
11: External clcok
(SCLK0 input)
Serial transmission clock source (UART)
00 Timer TMRA0 match detect signal
01 Baud rate generator
10
Internal clock f
IO
11 External clock (SCLK0 input)
Note: The clock selection for the I/O
interface mode is controlled by the
serial bontrol register (SC0CR).
Serial Transmission Mode
00
I/O Interface Mode
01
7-bit mode
UART mode
10
8-bit mode
11
9-bit mode
Wake-up function
9-Bit UART
Interrupt generated when
0
data is received
Interrupt generated only
1
when RB8 = 1
Receiving Function
0
Receive disabled
1
Receive enabled
Handshake function (/CTS pin) Enable
0
Disabled (always transferable)
1
Enabled
Transmission data bit 8
TMP92CH21
0
SC0
0
IO
Other Modes
Don't care

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents