Toshiba TLCS-900/H1 Series Data Book page 475

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

(5) Clock Gear,PLL
Symbol
NAME
System
Clock
SYSCR0
Control
Register0
System
Clock
SYSCR1
Control
Register1
System
Clock
SYSCR2
Control
Register2
EMC
EMCCR0
Control
Register0
EMC
EMCCR1
Control
Register1
EMC
EMCCR2
Control
Register2
PLL
PLLCR0
Control
Register0
PLL
PLLCR1
Control
Register1
Address
7
XEN
XTEN
R/W
1
10E0H
H-OSC(fc)
L-OSC(fs)
0: stop
0: stop
1:
1:
oscillation
oscillation
10E1H
R/W
0
Write '0'.
10E2H
PROTECT
R
0
10E3H
Protect flag
0: OFF
1: ON
10E4H
Switching the protect ON/OFF by write to following 1
10E5H
FCSEL
R/W
10E8H
Select
fc-clock
0 : f
1 : f
PLLON
R/W
0
10E9H
Control
on/off
0: Off
1: On
6
5
4
1
WUPTM1
WUPTM0
1
0
Warm-Up Timer
00: reserved
8
01: 2
/inputted
frequency
14
10:2
16
11:2
st
1
-KEY: EMCCR1=5AH,EMCCR2=A5H in succession write
nd
2
-KEY: EMCCR1=A5H,EMCCR2=5AH in succession write
LUPFG
R
0
0
Lock-up
timer
OSCH
Status flag
PLL
92CH21 - 472
3
2
WUEF
R/W
0
Warm-up
Timer
SYSCK
GEAR2
R/W
0
1
Select
Select gear value of high frequency (fc)
system
000: fc
clock
001: fc/2
0:fc
010: fc/4
1:fs
011: fc/8
100: fc/16
HALTM1
HALTM0
R/W
1
1
HALT mode
00: reserved
01: STOP mode
10: IDLE1 mode
11: IDLE2 mode
EXTIN
R/W
0
1: External
clock
st
-KEY,2
TMP92CH21
1
0
GEAR1
GEAR0
R/W
0
0
101: (reserved)
110: (reserved)
111: (reserved)
DRVOSCH
DRVOSCL
R/W
R/W
1
1
fc oscillator
fs oscillator
driver ability
driver ability
1: NORMAL
1: NORMAL
0: WEAK
0: WEAK
nd
-KEY

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents