Toshiba TLCS-900/H1 Series Data Book page 166

32bit micro controller
Hide thumbs Also See for TLCS-900/H1 Series:
Table of Contents

Advertisement

bit Symbol
BR1CR
Read/Write
(120BH)
After reset
(Note)
Always
fixed to "0"
Function
+(16 - K) / 16 division enable
0
Disabled
1
Enabled
BR1ADD
Bit symbol
(120CH)
Read/Write
After Reset
Function
Baud rate generator frequency divisor setting
BR1CR <BR1S3
to BR1S0>
BR1ADD
<BR1K3 to BR1K0>
0000
0001(K = 1)
to
1111(K = 15)
Note 1: Set BR1CR <BR1ADDE> to "1" after setting K (K = 1 to 15) to BR1ADD <BR1K3 to 0>
when + (16 − K) / 16 division function is used.
Note 2: + (16 − K) / 16 division functions is possible to use in only UART mode.
Set BR1CR <BR1ADDE> to "0" and disable + (16 − K) / 16 division in I/O interface
mode.
Figure 3.9.12 Baud rate generator control (channel 1, BR1CR, BR1ADD)
7
6
5
BR1ADDE
BR1CK1
0
0
0
00: φT0
+(16−K)/16
01: φT2
division
10: φT8
0: Disable
1: Enable
11:φT32
Input clock selection for baud rate generator
00
01
10
11
7
6
5
BR1CR<BR1ADDE> = 1
0000(N = 16)
or
0001(N = 1)
1111(N = 15)
Disable
Disable
N + (16 − K) / 16
4
3
BR1CK0
BR1S3
R/W
0
0
Internal clock φT0
Internal clock φT2
Internal clock φT8
Internal clock φT32
4
3
BR1K3
0
BR1CR<BR1ADDE> = 0
0001(N = 1) (UART only)
0010(N = 2)
to
1111(N = 15)
0000(N = 16)
Disable
Divided by N
Divided by
92CH21 - 162
2
1
BR1S2
BR1S1
0
0
Divided Frequency setting
2
1
BR1K2
BR1K1
R/W
0
0
Set frequency divisor K
(divided by N + (16 − K)/16)
to
TMP92CH21
0
BR1S0
0
0
BR1K0
0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tmp92ch21fg

Table of Contents