This chapter describes CPU interrupts, including reset and the nonmaskable
interrupt (NMI). It details the related CPU control registers and their functions
in controlling interrupts. It also describes interrupt processing, the method the
CPU uses to detect automatically the presence of interrupts and divert
program execution flow to your interrupt service code. Finally, the chapter
describes the programming implications of interrupts.
Topic
7.1
Overview of Interrupts
7.2
Globally Enabling and Disabling Interrupts
(Control Status Register–CSR)
7.3
Individual Interrupt Control
7.4
Interrupt Detection and Processing
7.5
Performance Considerations
7.6
Programming Considerations
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Chapter 7
Interrupts
Page
7-2
7-11
7-13
7-18
7-24
7-25
7-1
Need help?
Do you have a question about the TMS320C6000 Series and is the answer not in the manual?