IBM CPC700 User Manual page 266

Memory controller and pci bridge
Table of Contents

Advertisement

SPTB 9-7
Reset 6-1
ROM/Peripheral Controller 4-29
scratchpad register 7-10
SDRAM 4-4
serial port
registers 9-1
serial-interface characteristic 7-2
serial-to-parallel conversion 1-8, 7-1
Signal Descriptions 2-1
Snoop Cycles 3-12
SPCTL 9-6
SPHS 9-6
SPLS 9-9
SPRB 9-9
SPRC 9-7, 10-5, 10-6, 10-7, 10-8, 10-9
SPTB 9-7
System Interface Signals 2-7
Test Interface Signals 2-7
Timing Parameters 4-14
UART 7-1
UART Reset and Sleep mode 7-12
Waveforms 4-14
Index-2
S
T
U
W
Index

Advertisement

Table of Contents
loading

Table of Contents