Figure 33. Single Write, Asynchronous Ready Enabled; Figure 34. Non-Burst Read, Synchronous Ready Enabled - IBM CPC700 User Manual

Memory controller and pci bridge
Table of Contents

Advertisement

clock
ALE
MA
READ#
WRITE#
RNW
CS#
WE#
W_DATA
READY
clock
ALE
MA
READ#
WRITE#
RNW
CS#
OE#
R_DATA
READY

Figure 34. Non-Burst Read, Synchronous Ready Enabled

4-36

Figure 33. Single Write, Asynchronous Ready Enabled

Memory Controller

Advertisement

Table of Contents
loading

Table of Contents