19.3
Registers States in Each Operating Mode
Register
Name
Reset
Initialized
LVDCR
Initialized
LVDSR
Initialized
RSTSR
Initialized
CKCSR
Initialized
RCCR
Initialized
RCTRMDPR
Initialized
RCTRMDR
Initialized
ICCR1
Initialized
ICCR2
Initialized
ICMR
Initialized
ICIER
Initialized
ICSR
Initialized
SAR
Initialized
ICDRT
Initialized
ICDRR
TMRW
Initialized
TCRW
Initialized
TIERW
Initialized
TSRW
Initialized
TIOR0
Initialized
TIOR1
Initialized
TCNT
Initialized
GRA
Initialized
GRB
Initialized
GRC
Initialized
GRD
Initialized
FLMCR1
Initialized
FLMCR2
Initialized
FLPWCR
Initialized
EBR1
Initialized
FENR
Initialized
Active
Sleep
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Subactive Subsleep
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Initialized
Initialized
—
—
—
—
Initialized
Initialized
—
—
Rev. 1.00 Aug. 28, 2006 Page 313 of 400
Section 19 List of Registers
Standby
Module
—
LVDC (optional)
—
CPG
On-chip oscillator
—
IIC2
—
—
—
—
—
—
—
—
Timer W
—
—
—
—
—
—
—
—
—
—
Initialized
ROM
—
—
Initialized
—
REJ09B0268-0100