Operations; Power-On Reset Circuit - Renesas H8 Series Hardware Manual

17.3

Operations

17.3.1

Power-On Reset Circuit

Figure 17.3 shows the timing of the operation of the power-on reset circuit. As the power-supply
voltage rises, the capacitor which is externally connected to the RES pin is gradually charged via
the internal pull-up resistor (Typ. 150 kΩ). While the RES signal is driven low, the prescaler S and
the entire chip retains the reset state. When the level on the RES signal reaches the specified value,
the prescaler S is released from its reset state and it starts counting. The OVF signal is generated to
release the internal reset signal after the prescaler S has counted 131,072 cycles of the φ clock. The
noise filter circuit which removes noise with less than 400 ns (Typ.) is included to prevent the
incorrect operation of this LSI caused by noise on the RES signal.
To achieve stable operation of this LSI, the power supply needs to rise to its full level and settles
within the specified time. The maximum time required for the power supply to rise and settle
(t ) is determined by the oscillation frequency (f
PWON
pin (C ). Where t
RES
PWON
power supply, the power supply circuit should be designed to satisfy the following formula.
(ms) ≤ 90 × C
t
PWON
≤ 3000 ms, C
(t
PWON
Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV to remove charge on the
RES pin. After that, it can be risen. To remove charge on the RES pin, it is recommended that the
diode should be placed to Vcc. If the power supply voltage (Vcc) rises from the point above Vpor,
a power-on reset may not occur.
Section 17 Band-Gap Circuit, Power-On Reset, and Low-Voltage Detection Circuits
is assumed to be the time required to reach 90 % of the full level of the
(µF) + 162/f
RES
OSC
≥ 0.22 µF, and f
RES
) and capacitance which is connected to RES
OSC
(MHz)
= 10 in 2-MHz to 10-MHz operation)
OSC
Rev. 1.00 Aug. 28, 2006 Page 295 of 400
REJ09B0268-0100