Table of Contents
Advertisement
System Module Standby Control Register (SMSCR) [cont'd]
Bit
Description
15
Reserved.
14
PS2ST: PS2 Standby. When this bit is set, the PS2 will enter the standby mode until this
bit is cleared. The PS2 will be in normal operation mode after this bit is cleared. This bit is
set after reset.
13
Reserved.
12
ADCST: A/D Controller Standby. When this bit is set, the A/D controller will enter the
standby mode until this bit is cleared. The A/D controller will be in normal operation mode
after this bit is cleared. This bit is set after reset.
11
UARTST: UART Standby. When this bit is set, the UART will enter the standby mode until
this bit is cleared. The UART will be in normal operation mode after this bit is cleared. This
bit is set after reset.
10
Reserved
9
SCDIST: Serial Codec Interface Standby. When this bit is set, the serial codec interface
will enter the STANDBY mode until this bit is cleared. The serial codec interface will be in
normal operation mode after this bit is cleared. This bit is set after reset.
8
PPST: Parallel Port Standby. When this bit is set, the parallel port will enter the standby
mode until this bit is cleared. The parallel port will be in normal operation mode after this
bit is cleared. This bit is set after reset.
7
Reserved
6
PC0ST: PCMCIA interface Channel 0 Standby. When this bit is set, the PCMCIA interface
channel 0 will enter the standby mode until this bit is cleared. The PCMCIA interface
channel 0 will be in normal operation mode after this bit is cleared. This bit is set after
reset.
5
PC1ST: PCMCIA interface Channel 1 Standby. When this bit is set, the PCMCIA interface
channel 1 will enter the standby mode until this bit is cleared. The PCMCIA interface
channel 1 will be in normal operation mode after this bit is cleared. This bit is set after
reset.
AFEST: AFE interface Standby. When this bit is set, the AFE interface will enter the
4
standby mode until this bit is clear. The AFE interface will be in normal operation mode
after this bit is cleared. This bit is set after reset.
TM0ST: Timer channel 0 Standby. When this bit is set, the Timer channel 0 will enter the
3
standby mode until this bit is cleared. The Timer channel 0 will be in normal operation
mode after this bit is cleared. This bit is clear after reset.
2
TM1ST: Timer channel 1 Standby. When this bit is set, the Timer channel 1 will enter the
standby mode until this bit is cleared. The Timer channel 1 will be in normal operation
mode after this bit is cleared. This bit is clear after reset.
1
IRDAST: IRDA Controller Standby. When this bit is set, the IrDA controller will enter the
standby mode until this bit is cleared. The IrDA controller will be in normal operation mode
after this bit is cleared. This bit is set after reset.
0
KBCST: KBC Controller Standby. When this bit is set, the KBC controller will enter the
standby mode until this bit is cleared. The KBC controller will be in normal operation mode
after this bit is cleared. This bit is clear after reset.
Rev. 3.0, 03/01, page 53 of 390
Default
0
1
0
1
1
0
1
1
0
1
1
1
1
1
1
1
Advertisement
Table of Contents
