Low Pin Count (Lpc) Interface - Intel 855GME Design Manual

Chipset, ich embedded platform
Hide thumbs Also See for 855GME:
Table of Contents

Advertisement

®
Intel
855GME Chipset and Intel
Figure 113.
Motherboard Front Panel USB Support
Note: When designing front panel I/O in a system where a connector card will be used ensure that there
aren't duplicate EMI/ESD/thermistor components. Duplicate components will result in drop/droop
and signal quality degradation or failure.
9.6.6.3.1
Front Panel Daughter Card Design Guidelines
1. Place the V
card as close as possible to the connector pins.
2. Follow the same layout, routing and impedance control guidelines as specified for
motherboards.
3. Minimize the trace length on the front panel connector card. Trace length less than two inches
is recommended.
4. Use the same mating connector pin-out as outlined for the motherboard in
"Front Panel Connector Card" on page
5. Use the same routing guidelines as described in
page
6. Trace length guidelines are given in
9.7

Low Pin Count (LPC) Interface.

The 6300ESB implements a Low Pin Count (LPC) Interface compliant with the Low Pin Count
Interface Specification Revision 1.0 . The following section provides design guidelines for proper
interfacing with the LPC bus. These guidelines will help to minimize signal integrity issues and
maintain conformance to LPC specifications.
The LPC Interface to the 6300ESB is shown in
of the signals that are shown as optional, but peripherals are not required to do so. For the
6300ESB:
LSMI# may be connected to any of the 6300ESB's GPIO signals, as they may be configured
as inputs to generate an SMI#.
The Super I/O's PME# may be connected to the PCI PME# signal, however this may cause
software problems. A better choice is to connect it to one of the 6300ESB's GPIO signals, as
they may configured to generate an SCI.
The 6300ESB's SUS_STAT# signal is connected directly to the LPCPD# signal.
Motherboard
bypass capacitance, CMC, and ESD suppression components on the daughter
BUS
210.
January 2007
®
6300ESB ICH Embedded Platform Design Guide
®
Intel
218.
Section 9.6.1, "Layout Guidelines" on
Table 84
and
Table
85.
Figure
114. Note that the 6300ESB implements all
6300ESB Design Guidelines
Front Panel USB Ports
B1165-01
Section 9.6.6.3,
219

Advertisement

Table of Contents
loading

This manual is also suitable for:

6300esb

Table of Contents