Intel 855GME Design Manual page 273

Chipset, ich embedded platform
Hide thumbs Also See for 855GME:
Table of Contents

Advertisement

®
Intel
855GME Chipset and Intel
Table 121. GMCH System Memory Interface Checklist (Sheet 2 of 2)
Pin Name
SDQS8
SMA[12:6,3,0]
SMA[5,4,2,1]
SMAB[5,4,2,1]
SCK0, SCK0#
SCK1, SCK1#
SCK2, SCK2#
SCK3, SCK3#
SCK4, SCK4#
SCK5, SCK5#
SMVREF_0
SMVSWINGL
SMVSWINGH
SMRCOMP
®
6300ESB ICH Embedded Platform Design Guide
System
Pull-up/Pull-down
56 Ω pull-up to
V_1P25_MEMVTT
56 Ω pull-up to
V_1P25_MEMVTT
56 Ω pull-up to
V_1P25_MEMVTT
56 Ω pull-up to
V_1P25_MEMVTT
Resistor divider to
V_2P5_SM consists of two
identical resistors
(50 Ω − 150 Ω 1%)
604 Ω 1% pull-up to
V_2P5_SM
150 Ω 1% pull-down to
GND
150 Ω 1% pull-up to
V_2P5_SM
604 Ω 1% pull-down to
GND
60.4 Ω 1% pull-up to
V_2P5_SM
60.4 Ω 1% pull-down to
GND
January 2007
Schematic Checklist Summary
Series
Resistor
When ECC support is not implemented,
SDQ[71:64], SDM8, and SDQS8 shall be
10 Ω
left as NC. For ECC support, these signals
connect to DIMMs.
Connect to DIMM 0 and DIMM 1.
Connect to DIMM 0.
Connect to DIMM 1.
These clock signals route differentially
directly to DIMM 0.
Alternatively, refer to
information regarding GMCH clock routing
flexibility.
Route these signals differentially directly
to DIMM 0.
Alternatively, refer to
information regarding GMCH clock routing
flexibility.
These clock signals route differentially
directly to DIMM 0.
Alternatively, refer to
information regarding GMCH clock routing
flexibility.
Route these signals differentially directly
to DIMM 1.
Alternatively, refer to
information regarding GMCH clock routing
flexibility.
Signal voltage level = V_2P5_SM/2.
Optionally, the Intel CRB may support a
buffer to provide the necessary current
and reference voltage to SMVREF.
Refer to
Figure
150.
Place a 0.1 µF cap by GMCH, DIMM 0,
and DIMM 1 pins. Refer to
for more information.
Signal voltage level = 1/5 * V_2P5_SM.
Need 0.1 µF cap at the GMCH pin.
Signal voltage level = 4/5 * V_2P5_SM.
Need 0.1 µF cap at the GMCH pin.
Signal voltage level = 1/2 * V_2P5_SM.
Need 0.1 µF cap between V_2P5_SM and
GND near the voltage divider.
Notes
Section 5.5.1
for
Section 5.5.1
for
Section 5.5.1
for
Section 5.5.1
for
Section 4.8.2.2
273

Advertisement

Table of Contents
loading

This manual is also suitable for:

6300esb

Table of Contents