B-4 Interrupt Source Priorities Within An Ipl - Motorola DSP56303 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Interrupt Sources and Priorities
Priority
Highest
Lowest
Highest
B-10
Table B-4. Interrupt Source Priorities Within an IPL
Level 3 (Nonmaskable)
Hardware RESET
Stack Error
Illegal Instruction
Debug Request Interrupt
Trap
Non-Maskable Interrupt
Levels 0, 1, 2 (Maskable)
IRQA (External Interrupt)
IRQB (External Interrupt)
IRQC (External Interrupt)
IRQD (External Interrupt)
DMA Channel 0 Interrupt
DMA Channel 1 Interrupt
DMA Channel 2 Interrupt
DMA Channel 3 Interrupt
DMA Channel 4 Interrupt
DMA Channel 5 Interrupt
Host Command Interrupt
Host Transmit Data Empty
Host Receive Data Full
ESSI0 RX Data with Exception Interrupt
ESSI0 RX Data Interrupt
ESSI0 Receive Last Slot Interrupt
ESSI0 TX Data With Exception Interrupt
ESSI0 Transmit Last Slot Interrupt
ESSI0 TX Data Interrupt
ESSI1 RX Data With Exception Interrupt
ESSI1 RX Data Interrupt
ESSI1 Receive Last Slot Interrupt
ESSI1 TX Data With Exception Interrupt
DSP56303 User's Manual
Interrupt Source

Advertisement

Table of Contents
loading

Table of Contents