Sci Control Register (Scr) - Motorola DSP56303 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

Application:
SCI
Transmitter Enable
0 = Transmitter Disable
1 = Transmitter Enable
Idle Line Interrupt Enable
0 = Idle Line Interrupt Disabled
1 = Idle Line Interrupt Enabled
Receive Interrupt Enable
0 = Receive Interrupt Disabled
1 = Idle Line Interrupt Enabled
Transmit Interrupt Enable
0 = Transmit Interrupts Disabled
1 = Transmit Interrupts Enabled
Timer Interrupt Enable
0 = Timer Interrupts Disabled
1 = Timer Interrupts Enabled
SCI Timer Interrupt Rate
0 = ÷ 32, 1 = ÷ 1
SCI Clock Polarity
0 = Clock Polarity is Positive
1 = Clock Polarity is Negative
SCI Receive Exception Inerrupt
0 = Receive Interrupt Disable
1 = Receive Interrupt Enable
23
16
*
REIE
0

SCI Control Register (SCR)

Reset $000000
Figure B-18. SCI Control Register (SCR)
Word Select Bits
0 0 0 = 8-bit Synchronous Data (Shift Register Mode)
0 0 1 = Reserved
0 1 0 = 10-bit Asynchronous (1 Start, 8 Data, 1 Stop)
0 1 1 = Reserved
1 0 0 = 11-bit Asynchronous (1 Start, 8 Data, Even Parity, 1 Stop)
1 0 1 = 11-bit Asynchronous (1 Start, 8 Data, Odd Parity, 1 Stop)
1 1 0 = 11-bit Multidrop (1 Start, 8 Data, Data Type, 1 Stop)
1 1 1 = Reserved
Receiver Wakeup Enable
0 = receiver has awakened
1 = Wakeup function enabled
Wired-Or Mode Select
1 = Multidrop
0 = Point to Point
Receiver Enable
0 = Receiver Disabled
1 = Receiver Enabled
15 14 13 12 11 10 9
SCKP STIR TMIE
TIE
RIE
ILIE
Programming Reference
Date:
Programmer:
Send Break
0 = Send break, then revert
1 = Continually send breaks
Wakeup Mode Select
0 = Idle Line Wakeup
1 = Address Bit Wakeup
8
7
6
5
4
TE
RE
WOMS
RWU
WAKE SBK SSFTD WDS2 WDS1 WDS0
X:$FFFF9C Read/Write
*
= Reserved, Program as 0
Programming Sheets
Sheet 1 of 2
SCI Shift Direction
0 = LSB First
1 = MSB First
3
2
1
0
B-29

Advertisement

Table of Contents
loading

Table of Contents