Fujitsu MB90390 Series Hardware Manual page 657

Table of Contents

Advertisement

I/O direct bit addressing (io:bp)
Specify bits in physical addresses 000000
where the larger number indicates the most significant bit (MSB) and the lower number indicates the least
significant bit (LSB).
Figure B.3-8 Example of I/O Direct Bit Addressing (io:bp)
SETB i : 0C1H : 0 (This instruction sets bits by I/O direct bit addressing.)
Before execution
After execution
Abbreviated direct bit addressing (dir:bp)
Specify the eight low-order bits of a memory address explicitly in an operand. Address bits 8 to 15 are
specified by the direct page register (DPR). Address bits 16 to 23 are specified by the data bank register
(DTB). Bit positions are indicated by ":bp", where the larger number indicates the most significant bit
(MSB) and the lower number indicates the least significant bit (LSB).
Figure B.3-9 Example of Abbreviated Direct Bit Addressing (dir:bp)
SETB S : 10H : 0 (This instruction sets bits by abbreviated direct bit addressing.)
Before execution
After execution
Direct bit addressing (addr16:bp)
Specify arbitrary bits in 64 kilobytes explicitly. Address bits 16 to 23 are specified by the data bank register
(DTB). Bit positions are indicated by ":bp", where the larger number indicates the most significant bit
(MSB) and the lower number indicates the least significant bit (LSB).
Figure B.3-10 Example of Direct Bit Addressing (addr16:bp)
SETB 2222H : 0 (This instruction sets bits by direct bit addressing.)
Before execution
After execution
to 0000FF
H
Memory space
0000C1
H
Memory space
0000C1
H
DTB 5 5
DPR 6 6
DTB 5 5
DPR 6 6
DTB 5 5
DTB 5 5
APPENDIX B Instructions
explicitly. Bit positions are indicated by ":bp",
H
0 0
0 1
Memory space
556610
0 0
H
Memory space
556610
0 1
H
Memory space
552222
0 0
H
Memory space
552222
0 1
H
629

Advertisement

Table of Contents
loading

Table of Contents