Fujitsu MB90390 Series Hardware Manual page 520

Table of Contents

Advertisement

CHAPTER 23 CAN CONTROLLER
Table 23.6-7 Selection of Acceptance Mask
AMSx.1
0
0
1
1
Notes:
• AMSx.1 and AMSx.0 should be set when the message buffer (x) is invalid (BVALx of the message
buffer valid register (BVALR) is "0"). Setting when the buffer is valid (BVALx = 1) may cause
unnecessary received messages to be stored.
• To invalidate the message buffer (by setting the BVALR: BVAL bit to "0") while the CAN controller
is operating for CAN communication (the read value of the CSR: HALT bit is "0" and the CAN
controller is operating for CAN bus communication to enable transmission and reception), follow
the procedure in Section "23.16 Precautions when Using CAN Controller".
492
AMSx.0
0
Full-bit comparison
1
Full-bit mask
0
Acceptance mask register 0 (AMR0)
1
Acceptance mask register 1 (AMR1)
Acceptance Mask

Advertisement

Table of Contents
loading

Table of Contents