Watchdog Timer Operation In Halt Mode (When "Low-Speed Ring-Osc Can Be Stopped By Software" Is Selected By Option Byte) - NEC 78K0S/KA1+ Preliminary User's Manual

8-bit single-chip microcontrollers
Hide thumbs Also See for 78K0S/KA1+:
Table of Contents

Advertisement

www.DataSheet4U.com
9.4.4
The watchdog timer stops counting during HALT instruction execution regardless of whether the operation clock of
the watchdog timer is the clock to peripheral hardware (f
released, counting is started again using the operation clock before the operation was stopped. At this time, the
counter is not cleared to 0 but holds its value.
CPU operation
www.DataSheet4U.com
Watchdog timer
Watchdog timer operation in HALT mode (when "low-speed Ring-OSC can be stopped by software" is
selected by option byte)
Normal operation
f
CPU
f
or f
XP
RL
Operating
Operation stopped
CHAPTER 9 WATCHDOG TIMER
) or low-speed Ring-OSC clock (f
XP
Figure 9-8. Operation in HALT Mode
HALT
Preliminary User's Manual U16898EJ1V0UD
). After HALT mode is
RL
Normal operation
Operating
151

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mpd78f9221Mpd78f9222

Table of Contents