Table of Contents
Advertisement
VIPA System SLIO
Input
Signal evaluation
Hardware gate
Count direction inverted
Output
Characteristics of the output The output and the "Comparator" (STS_CMP) status bit
Pulse duration
HB300 | CPU | 013-CCF0R00 | en | 16-40
Description
Specify the signal of the connected encoder:
n
Pulse/direction At the input count and direction signal
are connected
n
At the input there is an encoder connected with the fol-
lowing evaluation:
–
Rotary encoder single
–
Rotary encoder double
–
Rotary encoder quadruple
Gate control exclusively via channel 3:
n
enabled: The gate control for channel 3 happens via
SW and HW gate
n
disabled: The gate control for channel 3 exclusively
happens via SW gate
Ä Chapter 5.6.7.2 'Gate function' on page 122
Invert the input signal 'Direction' :
n
enabled: The input signal is inverted
n
disabled: The input signal is not inverted
Description
are set, dependent on this parameter.
n
No comparison: The output is used as normal output
and STS_CMP remains reset.
Comparator
n
Counter value ³ Comparison value
–
Counter value £ Comparison value
–
n
Pulse at comparison value
–
To adapt the used actuators you can specify a
pulse duration. The output is set for the specified
pulse duration when the counter value reaches the
comparison value. When you've set a main
counting direction the output is only set at reaching
the comparison value from the main counting direc-
tion.
Here you can specify the pulse duration for the output
signal.
n
The pulse duration starts with the setting of the
according digital output.
n
The inaccuracy of the pulse duration is less than 1ms.
n
There is no past triggering of the pulse duration when
the comparison value has been left and reached again
during pulse output.
n
If the pulse duration is changed during operation, it will
take effect with the next pulse.
If the pulse duration = 0, the output is set until the com-
n
parison condition is not longer fulfilled.
Range of values: 0...510ms in steps of 2ms
Configuration with VIPA SPEED7 Studio
Deployment I/O periphery > Counter
Assignment
Pulse/direction
disabled
disabled
Assignment
No comparison
0
209
Advertisement
Table of Contents
