Xilinx CAN FD v2.0 Product Manual page 51

Table 2-37: CAN FD RX Message Space (Sequential/FIFO Buffers - RX FIFO-0) (Cont'd)
Start
Name
Address
0x210C RB0-DW1
0x2110 RB0-DW2
0x2114 RB0-DW3
0x2118 RB0-DW4
0x211C RB0-DW5
0x2120 RB0-DW6
0x2124 RB0-DW7
0x2128 RB0-DW8
0x212C RB0-DW9
0x2130 RB0-DW10
0x2134 RB0-DW11
0x2138 RB0-DW12
0x213C RB0-DW13
0x2140 RB0-DW14
0x2144 RB0-DW15
0x2148-
0x218C
0x2190-
0x21D4
:
:
0x29B8-
RB31
0x29FC
:
:
0x32B8-
RB63
0x32FC
Notes:
1. Read from uninitialized memory location might return X or invalid data. Asserting a soft or hard reset does not
clear block RAM locations.
2. Message Buffer element resides in RX block RAM. Host should respect read access rules to avoid memory
collisions.
CAN FD v2.0
PG223 December 5, 2018
Access
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
Read Only
RB1 to RB63 Message Space
RB1 Read Only
RB2 Read Only
Read Only
Read Only
www.xilinx.com
Description
See RB DW0 Register
Chapter 2: Product Specification
Notes
Only required DW locations
needs to be read as per FDF
and DLC field for a given
message.
Ensure no
IMPORTANT:
unintended writes are done
from Host interface to RX
block RAM message space
(core does not block writes to
RX block RAM message
space).
Send Feedback
51