Xilinx CAN FD v2.0 Product Manual page 34

Table 2-22: TX Event FIFO Status Register (Cont'd)
Bits
6:5
4:0
TX Event FIFO Watermark Register (Address Offset + 0x00A4)
Table 2-23: TX Event FIFO Watermark Register
Bits
4:0
31:5
CAN FD v2.0
PG223 December 5, 2018
Access Default
Name
Reserved -
TXE_RI[4:0] R
Default
Name Access
Value
TXE_FWM R/W
Reserved -
www.xilinx.com
Value
0 Reserved
Read Index (0 to 31)
Each time IRI bit is set, core increments read index
by + 1 (provided FILL level is not 0) and maintains
it for Host to access next available message.
RI = 0x0 -> Next message read starts from location
0
= 0x2000
RI = 0x1 -> Next message read starts from location
= 0x2008
RI is maintained if CEN bit is cleared.
RI gets reset to 0 if soft or hard reset is asserted.
TX Event FIFO Full Watermark
TX Event FIFO generates FULL interrupt based on
the value programmed in this field.
Set it within (1-31) range.
The TX FIFO Full Watermark interrupt in the ISR
0xf
register continues to assert as long as the TX Event
FIFO Fill Level is above TX Event FIFO Full
watermark.
This field can be written to only when CEN bit in
SRR is 0.
0 Reserved.
Chapter 2: Product Specification
Description
Description
Send Feedback
34