Xilinx CAN FD v2.0 Product Manual page 16

LBACK, SLEEP, and SNOOP bits should never be set to 1 at the same time. At any given
IMPORTANT:
point, the core can either be in Loopback, Sleep, or Snoop mode. When all three bits are set to 0, the
core can enter Normal mode subject to other conditions.
Table 2-6: Mode Select Register
Bits Name
31:16 Reserved
15:8 Reserved
7 ABR
6 SBR
5 DPEE
4 DAR
3 BRSD
CAN FD v2.0
PG223 December 5, 2018
Access Default
Value
– 0 Reserved.
– 0 Reserved.
Auto Bus-Off Recovery Request.
• 1 = Auto Bus-Off Recovery request.
• 0 = No such request.
R/W 0
If this bit is set, the node does auto Bus-Off Recovery
irrespective of the SBR bit setting in this register. This bit can be
written only when the CEN bit in SRR is 0.
Start Bus-Off Recovery Request.
• 1 = Start Bus-Off Recovery request.
• 0 = No such request.
Node stays in Bus-Off state until the SBR bit is set to 1 (providing
R/W 0
that the ABR bit in this register is not set).
This bit can be written only when node is in Bus-Off state.
This bit auto clears after node completes the Bus-Off Recovery
or leaves Bus-Off state due to hard/soft reset or CEN
deassertion.
Disable Protocol Exception Event Detection/Generation.
• 1 = Disable Protocol Exception Event detection/generation by
CAN FD receiver if "res" bit in CAN FD frame is detected as 1.
In this case, CAN FD receiver generates Form error.
R/W 0
• 0 = PEE detection/generation is enabled. If the CAN FD
receiver detects the res bit as 1, it goes to Bus Integration state
(PEE_config) and waits for Bus Idle condition (11 consecutive
nominal recessive bits). The error counter remains unchanged.
This bit can be written only when the CEN bit in SRR is 0.
Disable Auto-Retransmission.
• 1 = Disable auto retransmission on the CAN bus to provide
single shot transmission.
R/W 0
• 0 = Auto retransmission enabled.
This bit can be written only when the CEN bit in SRR is 0.
CAN FD Bit Rate Switch Disable Override.
• 1 = Makes the core transmit CAN FD frames only in nominal
bit rate (by overriding the TX Message element BRS bit
setting).
R/W 0
• 0 = Makes the core transmit CAN FD frames as per BRS bit in
the TX Message element.
This bit can be written only when the CEN bit in SRR is 0.
www.xilinx.com
Chapter 2: Product Specification
Description
Send Feedback
16