Related Manuals for Xilinx Silicon Labs CP210x
Summary of Contents for Xilinx Silicon Labs CP210x
- Page 1 Silicon Labs CP210x USB-to-UART Installation Guide UG1033 (v1.0) February 12, 2014...
- Page 2 Revision History The following table shows the revision history for this document. Date Version Revision 02/12/2014 Initial release. Xilinx Silicon Labs CP210x USB-to-UART www.xilinx.com UG1033 (v1.0) February 12, 2014...
-
Page 3: Table Of Contents
Xilinx Resources ........ -
Page 4: Silicon Labs Cp210X Usb-To-Uart Installation Guide
Silicon Labs CP210x USB-to-UART Installation Guide Overview Many Xilinx evaluation boards and some characterization boards are equipped with the Silicon Labs CP2103 USB-to-UART bridge integrated circuits. This guide explains how to install the drivers for the USB-to-UART bridge. Silicon Labs CP210x USB-to-UART www.xilinx.com... -
Page 5: Download And Install The Required Drivers
2. Download the virtual COM port (VCP) driver for your operating system to your PC. See Figure X-Ref Target - Figure 1 Figure 1: Silicon Labs CP210x Driver Download Page 3. Extract the ZIP archive file. 4. Open the extracted file and select the executable file that is compatible with your PC. - Page 6 [Ref Use of the Tera Term terminal emulator is not required and other terminal emulators can Note: be used. Tera Term is recommended by Xilinx based on its long history as a reliable software product. Silicon Labs CP210x USB-to-UART www.xilinx.com Send Feedback UG1033 (v1.0) February 12, 2014...
-
Page 7: Appendix A: Additional Resources And Legal Notices
Please Read: Important Legal Notices The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS... - Page 8 (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.