Mitsubishi Electric Q12DCCPU-V User Manual page 245

Melsec-q series c controller module
Hide thumbs Also See for Q12DCCPU-V:
Table of Contents

Advertisement

9
PROGRAMMING USING BUS INTERFACE
FUNCTIONS
Category
Function name
QBF_EntryTimerEvent
Timer event
control
QBF_WaitTimerEvent
Acquisition of
module status
QBF_ReadStatusEx
information
QBF_ControlLED
User LED control
QBF_Control7SegLED
QBF_Reset
CPU operating
QBF_Control
status control
QBF_ControlEx
Event registration
QBF_RegistEventLog
QBF_MountCfCard
CF card mount/
unmount
QBF_UnmountCfCard
Standard ROM
QBF_ShutdownRom
shutdown
QBF_SetTime
Clock data
QBF_GetTime
QBF_WriteSRAM
Battery backed-up
RAM access
QBF_ReadSRAM
QBF_WaitUnitEvent
QBF_WaitEvent
QBF_GINT
Interrupt event
control
QBF_EntryMultiCPUSyncInt
QBF_EnableMultiCPUSyncInt
QBF_DisableMultiCPUSyncInt
Table 9.2 Bus interface function list (continued)
Registers timer events.
Waits for an occurrence of a timer event.
Reads the status information (LED, error, etc.) of C
Controller module.
Controls USER LED of C Controller module.
Controls the 7-segment LED of C Controller module.
*1
Resets the bus master CPU (CPU No.1).
Controls remote operations (RUN/STOP/PAUSE) for
the C Controller module.
Controls remote operations (RUN/STOP/PAUSE) for
specified CPU.
Registers event logs in the event history file.
Mounts a CompactFlash card. (Q06CCPU-V only)
Unmounts a CompactFlash card. (Q06CCPU-V only)
Sets C Controller module to power-off-available
condition. (Shuts down the standard ROM.)
Sets up clock data.
Reads clock data.
Writes data to the battery-backed-up RAM.
Reads data from the battery-backed-up RAM.
Waits for an interrupt event notification from an
intelligent function module or an interrupt module.
Waits for an interrupt event notification from another
CPU.
Issues an interrupt to another CPU.
(Equivalent to the S(P). GINT instruction of
programmable controller CPU.)
Registers a routine so that it can be called when a
multiple CPU synchronization interrupt occurs.
Enables the routine registered for the multiple CPU
synchronization interrupt.
Disables the routine registered for the multiple CPU
synchronization interrupt.
* 1 For precautions on remote RESET during writing a user file, refer to the C Controller Module User's
Manual (Hardware Design, Function Explanation).
1)Q12DCCPU-V 2)Q06CCPU-V 3)Q06CCPU-V-B
Function
9.2 Bus Interface Function List
9
Availability
1)
2)
3)
10
11
12
13
A
: Available,
: N/A
(To the next page)
9
- 4
I

Advertisement

Table of Contents
loading

This manual is also suitable for:

Q06ccpu-vQ06ccpu-v-bSw3pvc-ccpu-e

Table of Contents