Functions - Panasonic F77G User Manual

Microcomputer mn101c series
Table of Contents

Advertisement

14-1-2

Functions

Table 14-1-1 and 14-1-2 provide a list of the ATC1 trigger factors and transfer modes.
ATC1 Trigger Factors
ATC Transfer Modes
Transfer Direction (*)
Transfer Mode
Cycle
Source Address
AT1MAP0
Transfer mode 0
Transfer mode 1
AT1MAP1 (I/O area)
Transfer mode 2
AT1MAP0
Transfer mode 3
AT1MAP1 (I/O area)
1st AT1MAP0
Transfer mode 4
2nd AT1MAP0 [=AT1MAP0+1]
1st AT1MAP1 (I/O area : even ADR)
Transfer mode 5
2nd AT1MAP1 (I/O area : odd ADR)
1st AT1MAP1 (I/O area)
Transfer mode 6
2nd AT1MAP0 [=AT1MAP0+1]
1st AT1MAP1 (I/O area)
Transfer mode 7
2nd AT1MAP0 [=AT1MAP0+1]
1st AT1MAP1 (I/O area : even ADR)
Transfer mode 8
2nd AT1MAP0 [=AT1MAP0+1]
1st AT1MAP1 (I/O area : even ADR)
Transfer mode 9
2nd AT1MAP0 [=AT1MAP0+1]
Transfer mode A
AT1MAP0
Transfer mode B
AT1MAP1
Transfer mode C
AT1MAP0
Transfer mode D
AT1MAP1
Transfer mode E
AT1MAP0
Transfer mode F
AT1MAP1
(*) When a memory pointer points to the I/O space, only the lower 8 bits of the pointer are valid.
Table 14-1-1 ATC1 Trigger Factors
External interrupt 0
External interrupt 1
External interrupt 2
External interrupt 3
Serial interface 4 interrupt
Timer 1 interrupt
Trigger Factors
Timer 7 interrupt
Timer 7 capture trigger
Serial interface 0 interrupt
Serial interface1 interrupt
Serial interface 3 interrupt
A/D converter interrupt
Software activation
Table 14-1-2 Transfer Modes
Destination Address
AT1MAP1 (I/O area)
AT1MAP0
AT1MAP1 (I/O area)
AT1MAP0
AT1MAP1 (I/O area : even ADR)
AT1MAP1 (I/O area : odd ADR)
AT1MAP0
AT1MAP0 [=AT1MAP0+1]
AT1MAP0
AT1MAP1 (I/O area)
AT1MAP0
AT1MAP1 (I/O area)
AT1MAP0
AT1MAP1 (I/O area : odd ADR)
AT1MAP0
AT1MAP1 (I/O area : odd ADR)
AT1MAP1
AT1MAP0
AT1MAP1
AT1MAP0
AT1MAP1
AT1MAP0
Chapter 14
Pointer Increment Control
AT1MAP0
AT1MAP1
-
-
1-byte data transfer
-
-
1-byte data transfer
AT1MAP0+1
1-byte data transfer
-
AT1MAP0+1
-
1-byte data transfer
-
AT1MAP0+1
1-word data transfer
(An even address must be set in AT1MAP1)
-
AT1MAP0+1
-
AT1MAP0+1
1 word data transfer
(An even address must be set in AT1MAP1)
AT1MAP0+1
-
-
AT1MAP0+1
Two 1-byte data tranfers
-
AT1MAP0+1
-
AT1MAP0+1
Two 1-byte data tranfers
-
-
-
AT1MAP0+1
Two 1-byte data tranfers
(An even address must be set in AT1MAP1)
-
AT1MAP0+1
-
AT1MAP0+1
Two 1-byte data tranfers
-
-
(An even address must be set in AT1MAP1)
-
-
1-byte data transfer (whole memory area)
-
-
1-byte data transfer (whole memory area)
AT1MAP0+1
AT1MAP1+1
1-word data transfer (whole memory area)
AT1MAP0+1
AT1MAP1+1
1-word data transfer (whole memory area)
AT1MAP0+1
AT1MAP1+1
Burst transfer ( continues until AT1TCR=0)
AT1MAP0+1
AT1MAP1+1
Burst transfer ( continues until AT1TCR=0)
Automatic Transfer Controller
Transfer Operation
XIV - 3
Overview
13

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Panaxseries mn101c77cPanaxseries mn101f77g

Table of Contents