Panasonic F77G User Manual page 513

Microcomputer mn101c series
Table of Contents

Advertisement

Address
Register
Bit 7
Bit 6
-
-
X'3FD1'
ATCNT1
AT1TRC7
AT1TRC6
X'3FD2'
AT1TRC
AT1MAP0L7 AT1MAP0L6 AT1MAP0L5 AT1MAP0L4 AT1MAP0L3 AT1MAP0L2 AT1MAP0L1 AT1MAP0L0
X'3FD3'
AT1MAP0L
AT1MAP0M15 AT1MAP0M14 AT1MAP0M13 AT1MAP0M12 AT1MAP0M11 AT1MAP0M10 AT1MAP0M9 AT1MAP0M8
X'3FD4'
AT1MAP0M
-
-
X'3FD5'
AT1MAP0H
AT1MAP1L7 AT1MAP1L6 AT1MAP1L5 AT1MAP1L4 AT1MAP1L3 AT1MAP1L2 AT1MAP1L1 AT1MAP1L0
X'3FD6'
AT1MAP1L
AT1MAP1L15 AT1MAP1L14 AT1MAP1M13 AT1MAP1M12 AT1MAP1M11 AT1MAP1M10 AT1MAP1M9 AT1MAP1M8
X'3FD7'
AT1MAP1M
-
-
X'3FD8'
AT1MAP1H
-
-
X'3FE1'
NMICR
IRQ0LV1
IRQ0LV0
X'3FE2'
IRQ0ICR
Specify IRQ0
Interrupt Level
IRQ1LV1
IRQ1LV0
X'3FE3'
IRQ1ICR
Specify IRQ1
Interrupt Level
IRQ2LV1
IRQ2LV0
X'3FE4'
IRQ2ICR
Specify IRQ2
Interrupt Level
IRQ3LV1
IRQ3LV0
IRQ3ICR
X'3FE5'
Specify IRQ3
Interrupt Level
IRQ4LV1
IRQ4LV0
X'3FE6'
IRQ4ICR
Specify IRQ4
Interrupt Level
TM0LV1
TM0LV0
X'3FE9'
TM0ICR
Specify TM0
Interrupt Level
TM1LV1
TM1LV0
X'3FEA'
TM1ICR
Specify TM1
Interrupt Level
TM4LV1
TM4LV0
X'3FED'
TM4ICR
Specify TM4
Interrupt Level
TM5LV1
TM5LV0
X'3FEE'
TM5ICR
Specify TM5
Interrupt Level
TM6LV1
TM6LV0
X'3FEF'
TM6ICR
Specify TM6
Interrupt Level
Bit Symbol /Initial Value /Description
Bit 5
Bit 4
Bit 3
Bit 2
-
BTSTP
AT1IR3
AT1IR2
Burst Transfer
ATC1 Activation Factor Selection
Enable flag
AT1TRC5
AT1TRC4
AT1TRC3
AT1TRC2
ATC1 Transfer Count Setting
ATC1 Memory Pointer 0 Lower 8 bits
ATC1 Memory Pointer 0 Middle 8 bits
-
-
-
-
ATC1 Memory Pointer 1 Lower 8 bits
ATC1 Memory Pointer 1 Middle 8 bits
-
-
-
-
-
-
-
PIR
Program
Interrupt
Request
REDG0
-
-
-
IRQ0 Interrupt
Valid Edge
REDG1
-
-
-
IRQ1 Interrupt
Valid Edge
REDG2
-
-
-
IRQ2 Interrupt
Valid Edge
REDG3
-
-
-
IRQ3 Interrupt
Valid Edge
REDG4
-
-
-
IRQ4 Interrupt
Valid Edge
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Page
Bit 1
Bit 0
AT1IR1
AT1IR0
XIV - 7
AT1TRC1
AT1TRC0
XIV - 7
XIV - 8
XIV - 8
AT1MAP0H17 AT1MAP0H16
XIV - 8
ATC1 Memory Pointer 0
Upper 2 bits
XIV - 8
XIV - 8
AT1MAP1H17 AT1MAP1H16
XIV - 8
ATC1 Memory Pointer 1
Upper 2 bits
WDIR
RESERVED
Watchdog Timer
Set Always
III - 16
Interrupt
to "0"
Request
IRQ0IE
IRQ0IR
III - 17
Enable IRQ0
Request IRQ0
Interrupt
Interrupt
IRQ1IE
IRQ1IR
III - 18
Enable IRQ1
Request IRQ1
Interrupt
Interrupt
IRQ2IE
IRQ2IR
III - 19
Enable IRQ2
Request IRQ2
Interrupt
Interrupt
IRQ3IE
IRQ3IR
III - 20
Enable IRQ3
Request IRQ3
Interrupt
Interrupt
IRQ4IE
IRQ4IR
III - 21
Enable IRQ4
Request IRQ4
Interrupt
Interrupt
TM0IE
TM0IR
Enable TM0
Request TM0
III - 22
Interrupt
Interrupt
TM1IE
TM1IR
Enable TM1
Request TM1
III - 23
Interrupt
Interrupt
TM4IE
TM4IR
Enable TM4
Request TM4
III - 24
Interrupt
Interrupt
TM5IE
TM5IR
III - 25
Enable TM5
Request TM5
Interrupt
Interrupt
TM6IE
TM6IR
Enable TM6
Request TM6
III - 26
Interrupt
Interrupt
Special Function Registers List
Chapter 17 Appendices
XVII - 13

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Panaxseries mn101c77cPanaxseries mn101f77g

Table of Contents