Panasonic F77G User Manual page 358

Microcomputer mn101c series
Table of Contents

Advertisement

Chapter 11 Serial Interface 0, 1
Transmission / Reception Timing
When transmission and reception are operated at the same time, set the SCnCE1 flag of the SCnMD0
register to "0" or "1". Data is received at the opposite edge of the transmission clock, so that the recep-
tion clock should be the opposite edge of the transmission clock from the other side.
SBT pin
SBI pin
SBO pin
XI - 32
Operation
Data is received at the rising edge of clock.
Data is output at the falling edge of clock.
Figure 11-3-13
(Reception : rising edge, Transmission : falling edge)
SBT pin
SBI pin
Data is output at the rising edge of clock.
SBO pin
Figure 11-3-14
(Reception : falling edge, Transmission : rising edge)
Transmission / Reception Timing
Data is received at the falling edge of clock.
Transmission / Reception Timing

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Panaxseries mn101c77cPanaxseries mn101f77g

Table of Contents