Panasonic F77G User Manual page 101

Microcomputer mn101c series
Table of Contents

Advertisement

Interrupt Level and Priority
This LSI allocated vector numbers and interrupt control registers (except reset interrupt) to each inter-
rupt. The interrupt level (except reset interrupt, non-maskable interrupt) can be set by software, per each
interrupt group. There are three hierarchical interrupt levels. If multiple interrupts have the same priority,
the one with the lowest vector number takes priority. For example, if a vector 3 set to level 1 and a vector
4 set to level 2 request interrupts simultaneously, vector 3 interrupt will be accepted.
Vector 1 (Non-maskable interrupt)
Vectors 2, 5, 6
Level 0
Level 1
Vector 3
Level 2
Vectors 4, 8
Figure 3-1-3
Interrupt Priority Outline
Chapter 3 Interrupts
Priority
Interrupt vector No.
1
Vector 1
2
Vector 2
3
Vector 5
4
Vector 6
5
Vector 3
6
Vector 4
7
Vector 8
Overview
III - 7

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Panaxseries mn101c77cPanaxseries mn101f77g

Table of Contents