Table of Contents
Advertisement
Timer 34 Mode Register
b7 b6 b5 b4 b3 b2 b1 b0
Fig. 6.7.25 Timer 34 mode register
Interrupt Input Polarity Register
b7 b6 b5 b4 b3 b2 b1 b0
0
Fig. 6.7.26 Interrupt input polarity register
Timer 34 mode register (T34M) [Address 00F5
B
Name
0
Timer 3 count source
selection bit (T34M0)
1
Timer 4 internal count
source selection bit
(T34M1)
Timer 3 count
2
stop bit (T34M2)
Timer 4 count stop
3
bit (T34M3)
4 Timer 4 count source
selection bit (T34M4)
5 Timer 3 external count
source selection bit (T34M5)
Nothing is assigned. These bits are write disable
6,7
bits. When these bits are read out, the values are
"0."
0
0
Interrupt input polarity register(RE) [Address 00F9
b
Name
0
Nothing is assigned. This bit is a write disable bit.
When this bit is read out, the value is "0."
1, 2
Fix these bits to "0."
3
INT1 polarity switch bit
(RE3)
4
INT2 polarity switch bit
(RE4)
5
INT3 polarity switch bit
(RE5)
6
Nothing is assigned. This bit is a write disable bit.
When this bit is read out, the value is "0."
7
Fix this bit to "0."
7220 Group User's Manual
]
16
Functions
0: f(X
)/16
IN
1: External clock
0: Timer 3 overflow
1: f(X
)/16
IN
0: Count start
1: Count stop
0: Count start
1: Count stop
0: Internal clock
1: f(X
)/2
IN
0: External clock from P2
/TIM3 pin
3
1: External clock from H
pin
SYNC
]
16
Functions
After reset
Indeterminate
0 : Positive polarity
1 : Negative polarity
0 : Positive polarity
1 : Negative polarity
0 : Positive polarity
1 : Negative polarity
APPENDIX
6.7 Control registers
After reset R W
0
R W
0
R W
0
R W
0
R W
0
R W
0
R W
0
R —
Address 00F5
R W
R —
0
R W
0
R W
0
R W
0
R W
0
R —
0
R W
Address 00F9
16
16
6-47
Advertisement
Table of Contents
