General Flowchart; Fig. 5.4.4 Flowchart Of Write Processing Routine - Renesas 7200 Series User Manual

5.4.4 General flowchart

The processing routines which controls I
read processing routine. The data output processing routine is used as the common processing routine.
(1) Write processing routine
Slave address
S
(W) "A0 "
16
Initialization
S2 (address 00DB
S1D (address 00DA
IICE (bit6 at address 00FE
S1 (address 00D9
A
I
S1 (address 00F8
S1 (address 00F8
I
Within 10
machine
cycles

Fig. 5.4.4 Flowchart of write processing routine

5.4 Example of I
2 C-BUS devices branch to the write processing routine and the
A A
C Sub-address C
K K
Write start
"11000101
)
16
"01001000
)
16
"0"
)
16
"00010000
)
16
Slave address (W) "A0 "
16
Data output
"1"
)
"11000000
16
)
"11010000
16
"0"
End
7220 Group User's Manual
2 C-BUS interface control (M37221Mx-XXXSP/FP)
A
Data C
P
K
"
2
"
2
Disable multi-master I
"
Setting for outputting the START condition
2
in data output processing routine.
Transmit the START condition and slave address (W).
Transmit sub-address and data.
Note 1: Refer to "(3) Data output processing
routine."
"
2
"
Transmit the STOP condition.
2
Note 2: Be sure to set between S1 and S1 within
10 machine cycles.
APPLICATION
A: Accumulator
2
S1: I C status register
2
S2: I C clock control register
2
S1D: I C control register
2
IICE: Multi-master I C interface interrupt
enable bit
2
BB: Bit 5 of I C status register
2
C-BUS interface interrupt.
5-23