Pin States - NEC Renesas V850/SC1 User Manual

32-bit single-chip microcontrollers
Hide thumbs Also See for Renesas V850/SC1:
Table of Contents

Advertisement

2.2 Pin States

The operation states of pins in various operating modes are described below.
Operating Mode
Pin
AD0 to AD15
A1 to A15
A16 to A21
LBEN, UBEN
R/W
DSTB, WRL, WRH, RD
ASTB
HLDRQ
HLDAK
WAIT
CLKOUT
Notes 1.
Pins (except the CLKOUT pin) are used as port pins (input mode) after reset.
2.
The bus cycle inactivation timing occurs when the internal memory area is specified by the program
counter (PC) in the external expansion mode.
• When the external memory area has not been accessed even once after reset is released and the
3.
external expansion mode is set: Undefined
• When the bus cycle is inactivated after access to the external memory area, or when the external
memory area has not been accessed even once after the external expansion mode is released and
set again: The state of the external bus cycle when the external memory area accessed last is held.
4.
Low level (L) when in clock output inhibit mode
Remark
Hi-Z:
High impedance
Held:
State during previously set external bus cycle is held
L:
Low-level output
H:
High-level output
−:
Input without sampling
66
CHAPTER 2
Table 2-3. Pin Operation States in Various Operating Modes
Note 1
Reset
HALT Mode/
Idle State
Hi-Z
Hi-Z
Hi-Z
Held
Hi-Z
Held
Hi-Z
Held
Hi-Z
Hi-Z
Hi-Z
Operating
Hi-Z
Operating
Hi-Z
Operating
User's Manual U15109EJ3V0UD
PIN FUNCTIONS
IDLE Mode/
STOP Mode
Hi-Z
Held
Hi-Z
Hi-Z
H
Hi-Z
H
Hi-Z
H
Hi-Z
Hi-Z
Note 4
L
Bus Hold
Bus Cycle
Note 2
Inactive
Hi-Z
Hi-Z
Note 3
Held
Held
Note 3
Hi-Z
Held
Note 3
Hi-Z
Held
Hi-Z
H
Hi-Z
H
Hi-Z
H
Operating
Operating
L
Operating
Note 4
Note 4
Operating
Operating

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents