NEC Renesas V850/SC1 User Manual page 234

32-bit single-chip microcontrollers
Hide thumbs Also See for Renesas V850/SC1:
Table of Contents

Advertisement

Main routine
EI
Interrupt request i
(level 2)
Interrupt request l
Interrupt request n
(level 2)
Interrupt request o
(level 3)
Interrupt request s
(level 1)
Notes 1.
Lower default priority
2.
Higher default priority
232
CHAPTER 7
INTERRUPT/EXCEPTION PROCESSING FUNCTION
Figure 7-7. Example of Interrupt Nesting Process (2/2)
Servicing of i
EI
Interrupt
request j
(level 3)
Interrupt request k
(level 1)
Servicing of j
Servicing of l
Interrupt
request m
(level 3)
(level 1)
Servicing of n
Servicing of m
Servicing of o
Servicing of p
EI
EI
Interrupt
Interrupt
request p
request q
(level 2)
(level 1)
Servicing of s
Interrupt
request t
Note 1
(level 2)
Interrupt request u
Note 2
(level 2)
Servicing of u
Servicing of t
User's Manual U15109EJ3V0UD
Processing of k
Interrupt request j is held pending because its
priority is lower than that of i. k that occurs after j
is acknowledged because it has the higher priority.
Interrupt requests m and n are held pending
because servicing of l is performed in the interrupt
disabled status.
Pending interrupt requests are acknowledged after
servicing of interrupt request l.
At this time, interrupt requests n is acknowledged
first even though m has occurred first because the
priority of n is higher than that of m.
Servicing of q
Servicing of r
EI
EI
Interrupt
request r
(level 0)
If levels 3 to 0 are acknowledged
Pending interrupt requests t and u are
acknowledged after processing of s.
Because the priorities of t and u are the same, u is
acknowledged first because it has the higher
default priority, regardless of the order in which the
interrupt requests have been generated.

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents