NEC Renesas V850/SC1 User Manual page 735

32-bit single-chip microcontrollers
Hide thumbs Also See for Renesas V850/SC1:
Table of Contents

Advertisement

Edition
3rd
Addition and modification of description in 8.1.3 (2) Capture/compare register n0 (CR00,
CR10, CR70 to CR120)
Addition and modification of description in 8.1.3 (3) Capture/compare register n1 (CR01,
CR11, CR71 to CR121)
Addition to Cautions in 8.1.4 (1) 16-bit timer mode control registers 0, 1, 7 to 12 (TMC0,
TMC1, TMC7 to TMC12)
Addition to Cautions in 8.1.4 (2) Capture/compare control registers 0, 1, 7 to 12 (CRC0,
CRC1, CRC7 to CRC12)
Addition of Figure 8-6
Operation Timing
Change of description of Caution in 8.2.6 (2) One-shot pulse output via external trigger
Addition of Caution in 10.3 (2) Watchdog timer clock select register (WDCS)
Addition of description in 11.2 (2) 3-wire serial I/O mode (fixed as MSB first)
Addition to Cautions in 11.2.2 (1) Serial clock select register n (CSISn) and serial
operation mode register n (CSIMn)
Modification of description on manipulatable bits in 11.4.3 (6) Clocked serial interface
read-only receive buffer registers L5, L6 (SIRBEL5, SIRBEL6)
Modification of description on manipulatable bits in 11.4.3 (8) Clocked serial interface
transmit buffer registers L5, L6 (SOTBL5, SOTBL6)
Modification of description on manipulatable bits in 11.4.3 (10) Clocked serial interface
initial transmit buffer registers L5, L6 (SOTBFL5, SOTBFL6)
Modification of description on manipulatable bits in 11.4.3 (12) Serial I/O shift registers L5,
L6 (SIOL5, SIOL6)
Modification of description and addition to Note in 11.5.2 (1) IIC control register 0, 1
(IICC0, IICC1)
Addition of Caution in 11.5.2 (4) IIC clock expansion registers 0, 1 (IICCE0, IICCE1), IIC
function expansion registers 0, 1 (IICX0, IICX1), IIC clock select registers 0, 1 (IICCL0,
IICCL1)
Addition of 11.5.12 (2) When communication reservation function is disabled (IICRSVn
of
IICFn register = 1)
Change of description in 11.5.13 Cautions
Change of description in 11.5.14 (1) Master operations (1)
Addition of 11.5.14 (2) Master operations (2)
Addition of description in Figure 11-39 Slave Operation Flowchart
Addition to Cautions in 11.6.2 (1) Asynchronous serial interface mode registers 0 to 3
(ASIM0 to ASIM3)
Addition to Cautions in 11.6.2 (4) Baud rate generator mode control registers n0, n1
(BRGMCn0, BRGMCn1)
Addition to Cautions in Figure 11-43 ASIMn Setting (Operation Stopped Mode)
Addition to Cautions in Figure 11-44 ASIMn Setting (Asynchronous Serial Interface
Mode)
APPENDIX C
REVISION HISTORY
Major Revision from Previous Edition
Configuration of PPG Output and Figure 8-7
User's Manual U15109EJ3V0UD
Applied to:
CHAPTER 8
TIMER/COUNTER
FUNCTION
PPG Output
CHAPTER 10
WATCHDOG TIMER
FUNCTION
CHAPTER 11
SERIAL
INTERFACE
FUNCTION
(2/5)
733

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents