Motorola HC12 Refrence Manual page 362

Table of Contents

Advertisement

Key to
Table A-3
Table A-5 Indexed Addressing Mode Summary
Postbyte
Operand
Code (xb)
Syntax
rr0nnnnn
,r
n,r
–n,r
111rr0zs
n,r
–n,r
111rr011
[n,r]
rr1pnnnn
n,–r
n,+r
n,r–
n,r+
111rr1aa
A,r
B,r
D,r
111rr111
[D,r]
MOTOROLA
A-24
postbyte (hex)
B0
#,REG
type
type offset used
5-bit constant offset
n = –16 to +15
rr can specify X, Y, SP, or PC
Constant offset (9- or 16-bit signed)
z-
0 = 9-bit with sign in LSB of postbyte (s)
1 = 16-bit
if z = s = 1, 16-bit offset indexed-indirect (see below)
rr can specify X, Y, SP, or PC
16-bit offset indexed-indirect
rr can specify X, Y, SP, or PC
Auto pre-decrement /increment or Auto post-decrement/increment;
p = pre-(0) or post-(1), n = –8 to –1, +1 to +8
rr can specify X, Y, or SP (PC not a valid choice)
Accumulator offset (unsigned 8-bit or 16-bit)
aa - 00 = A
01 = B
10 = D (16-bit)
11 = see accumulator D offset indexed-indirect
rr can specify X, Y, SP, or PC
Accumulator D offset indexed-indirect
rr can specify X, Y, SP, or PC
INSTRUCTION REFERENCE
source code syntax
Comments
REFERENCE MANUAL
CPU12

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cpu12

Table of Contents