Table of Contents
Advertisement
MOVW
(M : M + 1
Operation:
Description:
Moves the content of one location in memory to another location in mem-
ory. The content of the source memory location is not changed.
Move instructions use separate addressing modes to access the source
and destination of a move. The following combinations of addressing
modes are supported: IMM–EXT, IMM–IDX, EXT–EXT, EXT–IDX, IDX–
EXT, and IDX–IDX. IDX operands allow indexed addressing mode spec-
ifications that fit in a single postbyte; including 5-bit constant, accumula-
tor offsets, and auto increment/decrement modes. Nine-bit and 16-bit
constant offsets would require additional extension bytes and are not al-
lowed. Indexed indirect modes (for example [D,r]) are also not allowed.
There are special considerations when using PC-relative addressing
with move instructions. These are discussed in
Multiple
Condition Codes and Boolean Formulas:
S
–
None affected.
Addressing Modes, Machine Code, and Execution Times:
1
Source Form
MOVW # opr16i, opr16a
MOVW # opr16i, oprx0_xysp
MOVW opr16a, opr16a
MOVW opr16a, oprx0_xysp
MOVW oprx0_xysp, opr16a
MOVW oprx0_xysp, oprx0_xysp
Notes:
1. The first operand in the source code statement specifies the source for the move.
CPU12
REFERENCE MANUAL
Move a Word of Data
from One Memory Location to Another
) ⇒ M : M + 1
1
2
Modes.
X
H
I
N
Z
–
–
–
–
–
Address Mode
IMM–EXT
IMM–IDX
EXT–EXT
EXT–IDX
IDX–EXT
IDX–IDX
INSTRUCTION GLOSSARY
V
C
–
–
Object Code
18 03 jj kk hh ll
18 00 xb jj kk
18 04 hh ll hh ll
18 01 xb hh ll
18 05 xb hh ll
18 02 xb xb
MOVW
3.9 Instructions Using
Cycles
Access Detail
5
OPWPO
4
OPPW
6
ORPWPO
5
OPRPW
5
ORPWP
5
ORPWO
MOTOROLA
6-145
Advertisement
Table of Contents
