Figure 25. Synchronous, Non-Multiplexed Address - 32-Bit Single-Word Write Timing - DDC Total-AceXtreme MIL-STD-1553 Design Manual

tCLK
HOST_CLK
nSELECT
nDATA_STRB
CPU_ADDR
MEM_nREG
RD_nWR
CPU_WORD_EN[1:0]
CPU_DATA
nDATA_RDY
CPU_nSTOP
CPU_nLAST

Figure 25. Synchronous, Non-Multiplexed Address - 32-bit Single-Word Write Timing

Figure 25 Notes:
1. When nSELECT is asserted (low), the Total-AceXtreme® is selected for this
data transfer. nSELECT must be asserted through the full transfer cycle, and
de-asserted high at the end of the transfer.
2. The CPU_WORD_EN[1:0] inputs are used to specify which 16-bit data
memory words are to be written. If either or both these bits is '0', then the
corresponding 16-bit word(s) will not be written to Total-AceXtreme memory.
These inputs should be tied high if unused. For register transfers, the value of
CPU_WORD_EN[1:0] must be '11'.
3. Unless the Total-AceXtreme command FIFO is full, CPU_nSTOP is not
asserted for memory accesses, and will remain high.
Data Device Corporation
www.ddc-web.com
tWait
tCS
tSH
tSS
tAS
Address
tAS
tAS
tAS
tDS
Data
65
H O S T I N T E R F A C E
tCH tSHC
tAH
tAH
tAH
tAH
tDH
tRDD tRDD
DS-BU-67301B-G
1/14