nSELECT
ADDR_LAT
nDATA_STRB
CPU_DATA
MEM_nREG
CPU_WORD_EN[1:0]
RD_nWR
nDATA_RDY
Figure 16. Asynchronous Multiplexed Address 32-bit Write Timing
Figure 16 Notes:
1. When nSELECT is asserted (low), the Total-AceXtreme® is selected for this
data transfer. nSELECT must be asserted through the full transfer cycle. In
Asynchronous mode, nSELECT may be kept low for consecutive transactions
by the Total-AceXtreme.
2. The CPU_WORD_EN[1:0] inputs are used to specify which 16-bit data
memory words are to be written. If either or both these bits is '0', then the
corresponding 16-bit word(s) will not be written. These inputs should be tied
high if unused.
3. For register accesses, the value of CPU_WORD_EN[1:0] must be '11'.
Data Device Corporation
www.ddc-web.com
tSS
tALP
tAS
tAH
Address
tAS
tAH
tAS
tAS
48
H O S T I N T E R F A C E
tSH
tDS
Data
tWait
tRDD
tDH
tAH
tAH
DS-BU-67301B-G
1/14