1
PREFACE ............................................................................................................. 1
1.1 Text Usage .................................................................................................................. 1
1.2 Standard Definitions .................................................................................................... 1
1.3 Trademarks ................................................................................................................. 1
1.4 Technical Support ....................................................................................................... 2
2
OVERVIEW .......................................................................................................... 3
2.1 Features ...................................................................................................................... 3
2.2 Specifications .............................................................................................................. 8
3
3.1 Bus Controller Mode.................................................................................................. 15
4
GLOBAL FEATURES ........................................................................................ 22
4.2 Time Tags ................................................................................................................. 22
4.3 Local Timer ............................................................................................................... 22
4.4 DMA Controller .......................................................................................................... 23
5
BUILT-IN TEST .................................................................................................. 25
5.2 JTAG Boundary Scan ................................................................................................ 25
6
HOST INTERFACE ............................................................................................ 27
6.5 PCI Interface ............................................................................................................. 88
7
POWER INPUTS ................................................................................................ 97
7.2 Power Sequencing .................................................................................................... 97
8
9
Data Device Corporation
www.ddc-web.com
T A B L E O F C O N T E N T S
iii
DS-BU-67301B-G
1/14