Hitachi H8S/2646 Hardware Manual page 1045

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

TIOR0L—Timer I/O Control Register 0L
Bit
7
IOD3
Initial value
0
Read/Write
R/W
TGR0D I/O Control
0
0
0
0
TGR0D is
output
1
compare
1
0
register
1
1
0
0
1
1
0
1
1
0
0
0
TGR0D is
input
1
capture
1
*
register
1
*
*
Notes: *1
When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and ø/1 is used as the
TCNT1 count clock, this setting is invalid and input capture is not generated.
When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register,
*2
this setting is invalid and input capture/output compare is not generated.
Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the
register operates as a buffer register.
6
5
IOD2
IOD1
0
0
R/W
R/W
TGR0C I/O Control
0
0
0
0
TGR0C is
output
1
compare
1
0
*1
register
1
1
0
0
1
1
0
1
1
0
0
0
TGR0C is
input
1
capture
1
*
*1
register
1
*
*
Note: *1 When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer register,
this setting is invalid and input capture/output compare is not generated.
Output disabled
Initial output is 0
0 output at compare match
output
1 output at compare match
*2
Toggle output at compare match
Output disabled
Initial output is 1
0 output at compare match
output
1 output at compare match
Toggle output at compare match
Capture input
Input capture at rising edge
source is
Input capture at falling edge
TIOCD0 pin
Input capture at both edges
*2
Capture input
Input capture at TCNT1 count-up/
source is channel
count-down
1/count clock
H'FF13
4
3
IOD0
IOC3
IOC2
0
0
R/W
R/W
R/W
Output disabled
Initial output is 0
0 output at compare match
output
1 output at compare match
Toggle output at compare match
Output disabled
Initial output is 1
0 output at compare match
output
1 output at compare match
Toggle output at compare match
Capture input
Input capture at rising edge
source is
Input capture at falling edge
TIOCC0 pin
Input capture at both edges
Capture input
Input capture at TCNT1 count-up/
source is channel
count-down
1/count clock
*1
*: Don't care
2
1
0
IOC1
IOC0
0
0
0
R/W
R/W
*: Don't care
TPU0
1013

Advertisement

Table of Contents
loading

Table of Contents