Hitachi H8S/2646 Hardware Manual page 1083

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

SSR1—Serial Status Register 1
Bit
7
TDRE
Initial value
1
Read/Write
R/(W)*
Operate in the same way as for
the normal SCI.
Note: * Only 0 can be written, to clear the flag.
RDR1—Receive Data Register 1
Bit
7
Initial value
0
Read/Write
R
6
5
RDRF
ORER
0
0
R/(W)*
R/(W)*
Error Signal Status
0
Normal reception, with no error signal
[Clearing condition]
• Upon reset, and in standby mode or module stop mode
• When 0 is written to ERS after reading ERS = 1
1
Error signal sent from receiver indicating detection of parity error
[Setting condition]
When the low level of the error signal is sampled
Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag,
which retains its previous state.
6
5
0
0
R
R
H'FF84
4
3
ERS
PER
0
0
R/(W)*
R/(W)*
Operate in the same way as for
the normal SCI.
H'FF85
4
3
0
0
R
R
Store serial receive data
SCI1, Smart Card Interface 1
2
1
TEND
MPB
1
0
R
R
SCI1, Smart Card Interface 1
2
1
0
0
R
R
0
MPBT
0
R/W
0
0
R
1051

Advertisement

Table of Contents
loading

Table of Contents