Sodimm System Memory Design Guidelines; Ddr2 Unbuffered Sodimm And Unbuffered Dimm Pin Comparison Table - Intel EP80579 Manual

Table A-3.

DDR2 Unbuffered SODIMM and Unbuffered DIMM Pin Comparison Table

VDD (SDRAM Core Power Supply)
VDDQ (SDRAM I/O Driver Power Supply)
VREF (SDRAM I/O Reference Power Supply)
VSS (Ground)
DQ (SDRAM Memory Data Bus)
DQS/DQS# (SDRAM Data Strobes)
DM (SDRAM Data Masks)
ECC (SDRAM ECC Check Bits)
CK/CK# (SDRAM Clocks)
Address (SDRAM Address Bus)
CMD (SDRAM Command Signals)
CS#/CKE (Chip Select and Clock Enable)
ODT (On die Termination)
SPD (Serial Presence Detect)
NC/RC/TEST
Total
A.4

SODIMM System Memory Design Guidelines

This section provides an example of the solution space as a result from simulation.
These simulation results have not been physically validated by Intel and is to be
used for reference purposes only. The values suggested in this section (resistor,
trace length, breakout length, etc.) may not provide the only possible solution space.
There can be different setups that may be equally feasible. Thorough simulations,
careful layout implementation, and vigorous stress testing and validation must be
performed to ensure that the design is robust if other design options are considered.
A.4.1 SODIMM DDR2 Signal Groups
The EP80579 has a single channel memory interface. The channel consists of 64 data
bits with no ECC support. The pinout for the channel has been optimized for a
baseboard design with one SODIMM.
The system memory interface can be divided into five signal groups:
• source synchronous (data)
• address/command
• control
• clocks
• DC bias signals
Table A-4
®
Intel EP80579 Integrated Processor Product Line
Platform Design Guide
318
®
Intel EP80579 Integrated Processor Product Line—System Memory Interface (SODIMM)
Signal
summarizes the different signal groupings:
SODIMM (200 pins) DIMM (240 pins)
# of pins
12
0
1
57
64
16
8
0
4
19
3
4
2
5
5
200
Order Number: 320068-005US
# of pins
12
10
1
64
64
18
9
8
6
19
3
4
2
6
21
240
May 2010