Table of Contents
Advertisement
2
I2CIV, I
C Interrupt Vector Register
15
14
0
0
r0
r0
7
6
0
0
r0
r0
2
I2CIVx
Bits
I
C interrupt vector value
15-0
13
12
0
0
r0
r0
5
4
0
r0
r−0
I2CIV
Contents
Interrupt Source
000h
No interrupt pending
002h
Arbitration lost
004h
No acknowledgement
006h
Own address
008h
Register access ready
00Ah
Receive data ready
00Ch
Transmit data ready
00Eh
General call
010h
START condition received
USART Peripheral Interface, I
I
11
10
9
0
0
0
r0
r0
r0
3
2
1
I2CIVx
r−0
r−0
r−0
Interrupt
Flag
−
ALIFG
NACKIFG
OAIFG
ARDYIFG
RXRDYIFG
TXRDYIFG
GCIFG
STTIFG
2
2
C Module Registers
8
0
r0
0
0
r0
Interrupt
Priority
Highest
Lowest
C Mode
15-31
Advertisement
Table of Contents
