Table of Contents
Advertisement
Figure 13−1. USART Block Diagram: UART Mode
SWRST URXEx* URXEIE URXWIE
FE
PE
OE
BRK
Receive Status
RXERR
RXWAKE
SSEL1 SSEL0
SP
UCLKI
00
ACLK
01
SMCLK
10
SMCLK
11
SP
WUT
TXWAKE
UTXIFGx*
SWRST UTXEx*
* Refer to the device-specific datasheet for SFR locations
URXIFGx*
Receive Control
Receiver Buffer UxRXBUF
Receiver Shift Register
CHAR
PEV
PENA
UCLKS
Baud−Rate Generator
Prescaler/Divider UxBRx
Modulator UxMCTL
CHAR
PEV
PENA
Transmit Shift Register
Transmit Buffer UxTXBUF
Transmit Control
TXEPT
STC
UCLKI
USART Peripheral Interface, UART Mode
USART Introduction: UART Mode
LISTEN
MM
1
0
1
1
0
0
1
0
1
1
0
0
SYNC CKPH CKPL
Clock Phase and Polarity
SYNC= 0
SYNC
SOMI
URXD
STE
UTXD
SIMO
UCLK
13-3
Advertisement
Table of Contents
