Continuous Mode
In the continuous mode, the timer repeatedly counts up to 0FFFFh and restarts
from zero as shown in Figure 11−4. The capture/compare register TACCR0
works the same way as the other capture/compare registers.
Figure 11−4. Continuous Mode
0FFFFh
0h
The TAIFG interrupt flag is set when the timer counts from 0FFFFh to zero.
Figure 11−5 shows the flag set cycle.
Figure 11−5. Continuous Mode Flag Setting
Timer Clock
Timer
Set TAIFG
FFFEh
FFFFh
0h
Timer_A Operation
1h
FFFEh
FFFFh
Timer_A
0h
11-7