Table of Contents
Advertisement
ME1, Module Enable Register 1
7
6
USPIE0 †
rw−0
Bit 7
This bit may be used by other modules. See device-specific datasheet.
†
USPIE0
Bit 6
USART0 SPI enable. This bit enables the SPI mode for USART0.
0
1
Bits
These bits may be used by other modules. See device-specific datasheet.
5-0
† Does not apply to MSP430x12xx devices. See ME2 for the MSP430x12xx USART0 module enable bit
ME2, Module Enable Register 2
7
6
Bits
These bits may be used by other modules. See device-specific datasheet.
7-5
USPIE1
Bit 4
USART1 SPI enable. This bit enables the SPI mode for USART1.
0
1
Bits
These bits may be used by other modules. See device-specific datasheet.
3-1
‡
USPIE0
Bit 0
USART0 SPI enable. This bit enables the SPI mode for USART0.
0
1
‡ MSP430x12xx devices only
5
4
3
Module not enabled
Module enabled
5
4
3
USPIE1
rw−0
Module not enabled
Module enabled
Module not enabled
Module enabled
USART Peripheral Interface, SPI Mode
USART Registers: SPI Mode
2
1
0
2
1
0
USPIE0 ‡
rw−0
14-19
Advertisement
Table of Contents
